Modules

Home Page

Module410.HomePage History

Hide minor edits - Show changes to output

May 22, 2013, at 11:08 AM by 139.80.236.40 -
Added lines 7-8:

----
Restore
May 22, 2013, at 11:08 AM by 139.80.236.40 -
Added lines 1-6:
Module 410 deals with '''Logic Synthesis''':
Architecture of digital signal processors and computational units, and their implementation
using Verilog. Computing in FPGAs.

* Prerequisites: ELEC 358
* Semester: 2
Restore